Preview Tool

Cisco Bug: CSCun83189 - FPGA hangs when changing FEC schemes under some conditions

Last Modified

Jun 21, 2020

Products (1)

  • Digital Receivers/Decoders

Known Affected Releases


Description (partial)

FEC FPGA hangs due to  invalid L/D matrix during FEC scheme change.

enter a valid L/D matrix for block aligned scheme (which is invalid for Non-block aligned), ans change the FEC scheme.
Bug details contain sensitive information and therefore require a account to be viewed.

Bug Details Include

  • Full Description (including symptoms, conditions and workarounds)
  • Status
  • Severity
  • Known Fixed Releases
  • Related Community Discussions
  • Number of Related Support Cases
Bug information is viewable for customers and partners who have a service contract. Registered users can view up to 200 bugs per month without a service contract.