Cisco Bug: CSCuj44831 - Power-up: Unit loads Safe FPGA code instead of selected Erasable FPGA
Jun 21, 2020
- Digital Receivers/Decoders
Known Affected Releases
Symptom: After uncontrolled Power Cycle unit sometimes loads Safe FPGA code instead of previously selected Erasable FPGA code Conditions: The probability of such a behavior is very rare.
Bug details contain sensitive information and therefore require a Cisco.com account to be viewed.
Bug Details Include
- Full Description (including symptoms, conditions and workarounds)
- Known Fixed Releases
- Related Community Discussions
- Number of Related Support Cases